Sciweavers

7 search results - page 1 / 2
» Layered, Multi-Threaded, High-Level Performance Design
Sort
View
DATE
2003
IEEE
86views Hardware» more  DATE 2003»
13 years 10 months ago
Layered, Multi-Threaded, High-Level Performance Design
A primary goal of high-level modeling is to efficiently explore a broad design space, converging on an optimal or near-optimal system architecture before moving to a more detaile...
Andrew S. Cassidy, JoAnn M. Paul, Donald E. Thomas
CMMR
2007
Springer
114views Music» more  CMMR 2007»
13 years 10 months ago
A Network-Based Framework for Collaborative Development and Performance of Digital Musical Instruments
This paper describes the design and implementation of a framework designed to aid collaborative development of a digital musical instrument mapping layer1 . The goal was to create ...
Joseph Malloch, Stephen Sinclair, Marcelo M. Wande...
TPDS
2010
155views more  TPDS 2010»
13 years 3 months ago
Cooperative Caching in Wireless P2P Networks: Design, Implementation, and Evaluation
—Some recent studies have shown that cooperative cache can improve the system performance in wireless P2P networks such as ad hoc networks and mesh networks. However, all these s...
Jing Zhao, Ping Zhang, Guohong Cao, Chita R. Das
DAC
2004
ACM
14 years 5 months ago
Toward a methodology for manufacturability-driven design rule exploration
Resolution enhancement techniques (RET) such as optical proximity correction (OPC) and phase-shift mask (PSM) technology are deployed in modern processes to increase the fidelity ...
Luigi Capodieci, Puneet Gupta, Andrew B. Kahng, De...
SIGCOMM
2009
ACM
13 years 11 months ago
Optimizing the BSD routing system for parallel processing
The routing architecture of the original 4.4BSD [3] kernel has been deployed successfully without major design modification for over 15 years. In the unified routing architectur...
Qing Li, Kip Macy