6 search results - page 2 / 2 » Layout Compaction for Yield Optimization via Critical Area M... |
ISQED
2005
IEEE
13 years 11 months ago
2005
IEEE
As technology continues to scale beyond 100nm, there is a significant increase in performance uncertainty of CMOS logic due to process and environmental variations. Traditional c...