Sciweavers

22 search results - page 5 / 5
» LogTM-SE: Decoupling Hardware Transactional Memory from Cach...
Sort
View
HPCA
2000
IEEE
13 years 9 months ago
Impact of Chip-Level Integration on Performance of OLTP Workloads
With increasing chip densities, future microprocessor designs have the opportunity to integrate many of the traditional systemlevel modules onto the same chip as the processor. So...
Luiz André Barroso, Kourosh Gharachorloo, A...
ISCA
2000
IEEE
103views Hardware» more  ISCA 2000»
13 years 9 months ago
Piranha: a scalable architecture based on single-chip multiprocessing
The microprocessor industry is currently struggling with higher development costs and longer design times that arise from exceedingly complex processors that are pushing the limit...
Luiz André Barroso, Kourosh Gharachorloo, R...