Sciweavers

10 search results - page 1 / 2
» Loop recreation for thread-level speculation on multicore pr...
Sort
View
SPE
2010
82views more  SPE 2010»
12 years 11 months ago
Loop recreation for thread-level speculation on multicore processors
Lin Gao 0002, Jingling Xue, Tin-Fook Ngai
SBACPAD
2007
IEEE
129views Hardware» more  SBACPAD 2007»
13 years 10 months ago
Predicting Loop Termination to Boost Speculative Thread-Level Parallelism in Embedded Applications
The necessity of devising novel thread-level speculation (TLS) techniques has become extremely important with the growing acceptance of multi-core architectures by the industry. H...
Md. Mafijul Islam
ICPADS
2007
IEEE
13 years 10 months ago
Loop recreation for thread-level speculation
For some sequential loops, existing techniques that form speculative threads only at their loop boundaries do not adequately expose the speculative parallelism inherent in them. T...
Lin Gao 0002, Lian Li 0002, Jingling Xue, Tin-Fook...
CGO
2008
IEEE
13 years 10 months ago
Spice: speculative parallel iteration chunk execution
The recent trend in the processor industry of packing multiple processor cores in a chip has increased the importance of automatic techniques for extracting thread level paralleli...
Easwaran Raman, Neil Vachharajani, Ram Rangan, Dav...
PPOPP
2006
ACM
13 years 10 months ago
POSH: a TLS compiler that exploits program structure
As multi-core architectures with Thread-Level Speculation (TLS) are becoming better understood, it is important to focus on TLS compilation. TLS compilers are interesting in that,...
Wei Liu, James Tuck, Luis Ceze, Wonsun Ahn, Karin ...