Sciweavers

2 search results - page 1 / 1
» Low-Speed Scan Testing of Charge-Sharing Faults for CMOS Dom...
Sort
View
DFT
2000
IEEE
105views VLSI» more  DFT 2000»
13 years 8 months ago
Low-Speed Scan Testing of Charge-Sharing Faults for CMOS Domino Circuits
Because domino logic design offers smaller area and higher speed than complementary CMOS design, it has been very popularly used to design highperformance processors. However: dom...
Ching-Hwa Cheng, Jinn-Shyan Wang, Shih-Chieh Chang...
ATS
2000
IEEE
149views Hardware» more  ATS 2000»
13 years 8 months ago
Charge sharing fault analysis and testing for CMOS domino logic circuits
Because domino logic design offers smaller area and faster delay than conventional CMOS design, it is very popular in the high-performance processor design. However, domino logic ...
Ching-Hwa Cheng, Wen-Ben Jone, Jinn-Shyan Wang, Sh...