Sciweavers

69 search results - page 2 / 14
» MEDS: The Memory Error Detection System
Sort
View
DSN
2000
IEEE
13 years 9 months ago
Executable Assertions for Detecting Data Errors in Embedded Control Systems
In order to be able to tolerate the effects of faults, we must first detect the symptoms of faults, i.e. the errors. This paper evaluates the error detection properties of an erro...
Martin Hiller
HPCA
2007
IEEE
13 years 11 months ago
Error Detection via Online Checking of Cache Coherence with Token Coherence Signatures
To provide high dependability in a multithreaded system despite hardware faults, the system must detect and correct errors in its shared memory system. Recent research has explore...
Albert Meixner, Daniel J. Sorin
TVLSI
1998
118views more  TVLSI 1998»
13 years 5 months ago
Automatic generation of error control codes for computer applications
— This paper proposes a methodology, implemented in a tool, to automatically generate the main classes of error control codes (ECC’s) widely applied in computer memory systems ...
Franco Fummi, Donatella Sciuto, Cristina Silvano
DSN
2006
IEEE
13 years 11 months ago
Dynamic Verification of Memory Consistency in Cache-Coherent Multithreaded Computer Architectures
—Multithreaded servers with cache-coherent shared memory are the dominant type of machines used to run critical network services and database management systems. To achieve the h...
Albert Meixner, Daniel J. Sorin
CASES
2004
ACM
13 years 10 months ago
Memory overflow protection for embedded systems using run-time checks, reuse and compression
Title of thesis: MEMORY OVERFLOW PROTECTION FOR EMBEDDED SYSTEMS USING RUN-TIME CHECKS, REUSE AND COMPRESSION Surupa Biswas, Master of Science, 2004 Thesis directed by: Assistant ...
Surupa Biswas, Matthew Simpson, Rajeev Barua