Sciweavers

21 search results - page 5 / 5
» MISC: a Multiple Instruction Stream Computer
Sort
View
ICS
2001
Tsinghua U.
13 years 10 months ago
Multiplex: unifying conventional and speculative thread-level parallelism on a chip multiprocessor
Recent proposals for Chip Multiprocessors (CMPs) advocate speculative, or implicit, threading in which the hardware employs prediction to peel off instruction sequences (i.e., imp...
Chong-liang Ooi, Seon Wook Kim, Il Park, Rudolf Ei...