Sciweavers

10 search results - page 2 / 2
» Making DRAM Refresh Predictable
Sort
View
MICRO
2007
IEEE
144views Hardware» more  MICRO 2007»
13 years 10 months ago
Process Variation Tolerant 3T1D-Based Cache Architectures
Process variations will greatly impact the stability, leakage power consumption, and performance of future microprocessors. These variations are especially detrimental to 6T SRAM ...
Xiaoyao Liang, Ramon Canal, Gu-Yeon Wei, David Bro...
RTSS
2003
IEEE
13 years 9 months ago
Adaptive Coherency Maintenance Techniques for Time-Varying Data
Often, data used in on-line decision making (for example, in determining how to react to changes in process behavior, traffic flow control, etc.) is dynamic in nature and hence ...
Ratul kr. Majumdar, Kannan M. Moudgalya, Krithi Ra...
VLSISP
2008
95views more  VLSISP 2008»
13 years 4 months ago
Design of an H.264/AVC Decoder with Memory Hierarchy and Line-Pixel-Lookahead
This paper describes a novel memory hierarchy and line-pixel-lookahead (LPL) for an H.264/AVC video decoder. The memory system is the bottleneck of most video processors, particula...
Tsu-Ming Liu, Chen-Yi Lee
KES
2007
Springer
13 years 4 months ago
KeyGraph-based chance discovery for mobile contents management system
Chance discovery provides a way to find rare but very important events for future decision making. It can be applied to stock market prediction, earthquake alarm, intrusion detect...
Kyung-Joong Kim, Myung-Chul Jung, Sung-Bae Cho
GRID
2005
Springer
13 years 10 months ago
A credential renewal service for long-running jobs
— Jobs on the Grid require security credentials throughout their run for accessing secure Grid resources, such as GridFTP data repositories. However, delegating long-lived creden...
Daniel Kouril, Jim Basney