Sciweavers

40 search results - page 1 / 8
» Making nested parallel transactions practical using lightwei...
Sort
View
ICS
2010
Tsinghua U.
13 years 9 months ago
Making nested parallel transactions practical using lightweight hardware support
Woongki Baek, Nathan Grasso Bronson, Christos Kozy...
PPOPP
2010
ACM
14 years 2 months ago
Leveraging parallel nesting in transactional memory
Exploiting the emerging reality of affordable multi-core architeces through providing programmers with simple abstractions that would enable them to easily turn their sequential p...
João Barreto, Aleksandar Dragojevic, Paulo ...
ASPLOS
2006
ACM
13 years 11 months ago
Supporting nested transactional memory in logTM
Nested transactional memory (TM) facilitates software composition by letting one module invoke another without either knowing whether the other uses transactions. Closed nested tr...
Michelle J. Moravan, Jayaram Bobba, Kevin E. Moore...
PLDI
2009
ACM
13 years 12 months ago
Parallelizing sequential applications on commodity hardware using a low-cost software transactional memory
Multicore designs have emerged as the mainstream design paradigm for the microprocessor industry. Unfortunately, providing multiple cores does not directly translate into performa...
Mojtaba Mehrara, Jeff Hao, Po-Chun Hsu, Scott A. M...
IPPS
2009
IEEE
13 years 11 months ago
Using hardware transactional memory for data race detection
Abstract—Widespread emergence of multicore processors will spur development of parallel applications, exposing programmers to degrees of hardware concurrency hitherto unavailable...
Shantanu Gupta, Florin Sultan, Srihari Cadambi, Fr...