Sciweavers

25 search results - page 5 / 5
» Memory Performance and Scalability of Intel's and AMD's Dual...
Sort
View
DATE
2005
IEEE
118views Hardware» more  DATE 2005»
13 years 11 months ago
An Iterative Algorithm for Battery-Aware Task Scheduling on Portable Computing Platforms
In this work we consider battery powered portable systems which either have Field Programmable Gate Arrays (FPGA) or voltage and frequency scalable processors as their main proces...
Jawad Khan, Ranga Vemuri
DEBS
2010
ACM
13 years 9 months ago
Evaluation of streaming aggregation on parallel hardware architectures
We present a case study parallelizing streaming aggregation on three different parallel hardware architectures. Aggregation is a performance-critical operation for data summarizat...
Scott Schneider, Henrique Andrade, Bugra Gedik, Ku...
VEE
2009
ACM
146views Virtualization» more  VEE 2009»
14 years 1 days ago
Demystifying magic: high-level low-level programming
r of high-level languages lies in their abstraction over hardware and software complexity, leading to greater security, better reliability, and lower development costs. However, o...
Daniel Frampton, Stephen M. Blackburn, Perry Cheng...
EMSOFT
2009
Springer
13 years 11 months ago
Flexible filters: load balancing through backpressure for stream programs
Stream processing is a promising paradigm for programming multi-core systems for high-performance embedded applications. We propose flexible filters as a technique that combines...
Rebecca L. Collins, Luca P. Carloni
CODES
2005
IEEE
13 years 11 months ago
Spatial division multiplexing: a novel approach for guaranteed throughput on NoCs
To ensure low power consumption while maintaining flexibility and performance, future Systems-on-Chip (SoC) will combine several types of processor cores and data memory units of...
Anthony Leroy, Paul Marchal, Adelina Shickova, Fra...