Sciweavers

327 search results - page 1 / 66
» Modelling and Evaluation of a Network on Chip Architecture U...
Sort
View
SDL
2003
147views Hardware» more  SDL 2003»
13 years 5 months ago
Modelling and Evaluation of a Network on Chip Architecture Using SDL
Network on Chip (NoC) is a new paradigm for designing large and complex systems on chips (SoCs). In this paradigm, a packet switched network is provided for on-chip communication. ...
Rickard Holsmark, Magnus Högberg, Shashi Kuma...
CODES
1998
IEEE
13 years 8 months ago
Hardware/software co-design of an ATM network interface card: a case study
This paper discusses a case study, the co-design of an ATM Network Interface Card (NIC). The NIC is aimed to interface applications with the physical network line. It is composed ...
Jean-Marc Daveau, Gilberto Fernandes Marchioro, Ah...
FORTE
1996
13 years 5 months ago
Combined Application of SDL-92, OMT, MSC and TTCN
The paper describes the application of SDL-92[1] and OMT[2] to the design of a V5.x Access Network interface. While OMT is used to model the management aspects of the system, typi...
Eurico Inocêncio, Manuel Ricardo, Hitoshi Sa...
SDL
2007
192views Hardware» more  SDL 2007»
13 years 6 months ago
OpenComRTOS: An Ultra-Small Network Centric Embedded RTOS Designed Using Formal Modeling
Abstract. OpenComRTOS is one of the few Real-Time Operating Systems (RTOS) for embedded systems that was developed using formal modeling techniques. The goal was to obtain a proven...
Eric Verhulst, Gjalt G. de Jong
ICCD
2006
IEEE
137views Hardware» more  ICCD 2006»
14 years 1 months ago
Implementation and Evaluation of On-Chip Network Architectures
— Driven by the need for higher bandwidth and complexity reduction, off-chip interconnect has evolved from proprietary busses to networked architectures. A similar evolution is o...
Paul Gratz, Changkyu Kim, Robert G. McDonald, Step...