Sciweavers

62 search results - page 11 / 13
» Modelling the ARMv8 architecture, operationally: concurrency...
Sort
View
STOC
1993
ACM
264views Algorithms» more  STOC 1993»
13 years 9 months ago
Contention in shared memory algorithms
Most complexity measures for concurrent algorithms for asynchronous shared-memory architectures focus on process steps and memory consumption. In practice, however, performance of ...
Cynthia Dwork, Maurice Herlihy, Orli Waarts
IPPS
2007
IEEE
14 years 2 days ago
SWARM: A Parallel Programming Framework for Multicore Processors
Due to fundamental physical limitations and power constraints, we are witnessing a radical change in commodity microprocessor architectures to multicore designs. Continued perform...
David A. Bader, Varun Kanade, Kamesh Madduri
EUROMICRO
1999
IEEE
13 years 10 months ago
Software Synthesis for System Level Design Using Process Execution Trees
Software synthesis for system level design languages becomes feasible because the current technology, pricing and application trends will most likely alleviate the industrial empha...
Leo J. van Bokhoven, Jeroen Voeten, Marc Geilen
ICCD
2005
IEEE
176views Hardware» more  ICCD 2005»
14 years 2 months ago
A Formal Framework for Modeling and Analysis of System-Level Dynamic Power Management
Recent advances in Dynamic Power Management (DPM) techniques have resulted in designs that support a rich set of power management options, both at the hardware and software levels...
Shrirang M. Yardi, Karthik Channakeshava, Michael ...
MOBIWAC
2009
ACM
14 years 8 days ago
Protocol design and analysis of a HIP-based per-application mobility management platform
Rapid evolution of wireless networking has provided wide-scale of different wireless access technologies like Bluetooth, ZigBee, 802.11a/b/g, DSRC, 3G UMTS, LTE, WiMAX, etc. The c...
László Bokor, László T...