Sciweavers

52 search results - page 11 / 11
» Multi2Sim: A Simulation Framework to Evaluate Multicore-Mult...
Sort
View
DATE
2006
IEEE
84views Hardware» more  DATE 2006»
13 years 11 months ago
Vulnerability analysis of L2 cache elements to single event upsets
Memory elements are the most vulnerable system component to soft errors. Since memory elements in cache arrays consume a large fraction of the die in modern microprocessors, the p...
Hossein Asadi, Vilas Sridharan, Mehdi Baradaran Ta...
ISCA
2006
IEEE
182views Hardware» more  ISCA 2006»
13 years 11 months ago
Cooperative Caching for Chip Multiprocessors
This paper presents CMP Cooperative Caching, a unified framework to manage a CMP’s aggregate on-chip cache resources. Cooperative caching combines the strengths of private and ...
Jichuan Chang, Gurindar S. Sohi