Sciweavers

2 search results - page 1 / 1
» Multiple Independent Gate FETs: How many gates do we need
Sort
View
IPPS
2000
IEEE
13 years 9 months ago
Register Assignment for Software Pipelining with Partitioned Register Banks
Many techniques for increasing the amount of instruction-level parallelism (ILP) put increased pressure on the registers inside a CPU. These techniques allow for more operations t...
Jason Hiser, Steve Carr, Philip H. Sweany, Steven ...
FCCM
1998
IEEE
149views VLSI» more  FCCM 1998»
13 years 9 months ago
Configuration Compression for the Xilinx XC6200 FPGA
One of the major overheads in reconfigurable computing is the time it takes to reconfigure the devices in the system. This overhead limits the speedups possible in this exciting n...
Scott Hauck, Zhiyuan Li, Eric J. Schwabe