Sciweavers

Share
7 search results - page 1 / 2
» On optimality of adiabatic switching in MOS energy-recovery ...
Sort
View
ISLPED
2004
ACM
118views Hardware» more  ISLPED 2004»
10 years 6 months ago
On optimality of adiabatic switching in MOS energy-recovery circuit
The principle of adiabatic switching in conventional energyrecovery adiabatic circuit is generally explained in literature with the help of the rudimentary RC circuit driven by a ...
Baohua Wang, Pinaki Mazumder
ISLPED
2005
ACM
110views Hardware» more  ISLPED 2005»
10 years 6 months ago
Complexity reduction in an nRERL microprocessor
We describe an adiabatic microprocessor implemented with a reversible logic, nRERL [1]. We employed an 8-phase clocked power instead of 6-phase one to reduce the number of buffers...
Seokkee Kim, Soo-Ik Chae
ISLPED
1995
ACM
108views Hardware» more  ISLPED 1995»
10 years 4 months ago
Electroid-oriented adiabatic switching circuits
A dual-rail CMOS adiabatic switching circuit approach is described which follows the electroid model of Hall. These circuits can operate in either the retractile cascade or the re...
David J. Frank, Paul M. Solomon
GLVLSI
2003
IEEE
144views VLSI» more  GLVLSI 2003»
10 years 6 months ago
A hybrid adiabatic content addressable memory for ultra low-power applications
This paper presents a hybrid adiabatic content addressable memory (CAM). The CAM uses an adiabatic switching technique to reduce the energy consumption in the match line while kee...
Aiyappan Natarajan, David Jasinski, Wayne Burleson...
EURODAC
1994
IEEE
209views VHDL» more  EURODAC 1994»
10 years 5 months ago
MOS VLSI circuit simulation by hardware accelerator using semi-natural models
- The accelerator is destined to circuit-level simulation of digital and analog/digital MOS VLSI'c containing of up to 100 thousand transistors (with 16 Mb RAM host-machine). ...
Victor V. Denisenko
books