Sciweavers

115 search results - page 23 / 23
» On the Design and Implementation of a Cache-Aware Multicore ...
Sort
View
IPPS
2009
IEEE
13 years 11 months ago
CellMR: A framework for supporting mapreduce on asymmetric cell-based clusters
The use of asymmetric multi-core processors with onchip computational accelerators is becoming common in a variety of environments ranging from scientific computing to enterprise...
M. Mustafa Rafique, Benjamin Rose, Ali Raza Butt, ...
ICDE
2009
IEEE
171views Database» more  ICDE 2009»
13 years 11 months ago
CoTS: A Scalable Framework for Parallelizing Frequency Counting over Data Streams
Applications involving analysis of data streams have gained significant popularity and importance. Frequency counting, frequent elements and top-k queries form a class of operato...
Sudipto Das, Shyam Antony, Divyakant Agrawal, Amr ...
ECRTS
2010
IEEE
13 years 5 months ago
Making DRAM Refresh Predictable
Embedded control systems with hard real-time constraints require that deadlines are met at all times or the system may malfunction with potentially catastrophic consequences. Sched...
Balasubramanya Bhat, Frank Mueller
ICASSP
2010
IEEE
13 years 4 months ago
Automated ECG profiling and beat classification
ive CLP® ABSTRACT Ali A. Milani Broadband speech enhancement and active noise control nvironment ABSTRACT Vanishree Gopalakrishna Real-Time Implementation of Signal Processing Str...
Miad Faezipour, Adnan Saeed, Mehrdad Nourani
ISCA
2010
IEEE
199views Hardware» more  ISCA 2010»
13 years 9 months ago
A case for FAME: FPGA architecture model execution
Given the multicore microprocessor revolution, we argue that the architecture research community needs a dramatic increase in simulation capacity. We believe FPGA Architecture Mod...
Zhangxi Tan, Andrew Waterman, Henry Cook, Sarah Bi...