36 search results - page 8 / 8 » One-Level Cache Memory Design for Scalable SMT Architectures |
ICPP
2006
IEEE
13 years 11 months ago
2006
IEEE
— This paper focuses on the transfer of large data in SMP systems. Achieving good performance for intranode communication is critical for developing an efficient communication s...