Sciweavers

Share
101 search results - page 21 / 21
» Optimal Routing Between Alternate Paths With Different Netwo...
Sort
View
ISPASS
2009
IEEE
10 years 11 months ago
GARNET: A detailed on-chip network model inside a full-system simulator
Until very recently, microprocessor designs were computation-centric. On-chip communication was frequently ignored. This was because of fast, single-cycle on-chip communication. T...
Niket Agarwal, Tushar Krishna, Li-Shiuan Peh, Nira...
books