Sciweavers

181 search results - page 37 / 37
» PRISM: An Integrated Architecture for Scalable Shared Memory
Sort
View
HPCA
2011
IEEE
12 years 8 months ago
MOPED: Orchestrating interprocess message data on CMPs
Future CMPs will combine many simple cores with deep cache hierarchies. With more cores, cache resources per core are fewer, and must be shared carefully to avoid poor utilization...
Junli Gu, Steven S. Lumetta, Rakesh Kumar, Yihe Su...