Sciweavers

11 search results - page 2 / 3
» Pairing and ordering to reduce hardware complexity in cascad...
Sort
View
ICNP
2009
IEEE
14 years 1 days ago
Better by a HAIR: Hardware-Amenable Internet Routing
—Routing protocols are implemented in the form of software running on a general-purpose microprocessor. However, conventional software-based router architectures face significan...
Firat Kiyak, Brent Mochizuki, Eric Keller, Matthew...
ISCA
2005
IEEE
117views Hardware» more  ISCA 2005»
13 years 11 months ago
Store Vulnerability Window (SVW): Re-Execution Filtering for Enhanced Load Optimization
The load-store unit is a performance critical component of a dynamically-scheduled processor. It is also a complex and non-scalable component. Several recently proposed techniques...
Amir Roth
CORR
2010
Springer
162views Education» more  CORR 2010»
13 years 5 months ago
Multi-standard programmable baseband modulator for next generation wireless communication
Considerable research has taken place in recent times in the area of parameterization of software defined radio (SDR) architecture. Parameterization decreases the size of the soft...
Indranil Hatai, Indrajit Chakrabarti
ICCD
2005
IEEE
124views Hardware» more  ICCD 2005»
13 years 11 months ago
Model Checking C Programs Using F-SOFT
— With the success of formal verification techniques like equivalence checking and model checking for hardware designs, there has been growing interest in applying such techniqu...
Franjo Ivancic, Ilya Shlyakhter, Aarti Gupta, Mala...
IEEEPACT
2003
IEEE
13 years 10 months ago
Picking Statistically Valid and Early Simulation Points
Modern architecture research relies heavily on detailed pipeline simulation. Simulating the full execution of an industry standard benchmark can take weeks to months to complete. ...
Erez Perelman, Greg Hamerly, Brad Calder