Sciweavers

2964 search results - page 592 / 593
» Performance Prediction of a Parallel Simulator
Sort
View
CF
2010
ACM
13 years 11 months ago
On-chip communication and synchronization mechanisms with cache-integrated network interfaces
Per-core local (scratchpad) memories allow direct inter-core communication, with latency and energy advantages over coherent cache-based communication, especially as CMP architect...
Stamatis G. Kavadias, Manolis Katevenis, Michail Z...
GECCO
2010
Springer
191views Optimization» more  GECCO 2010»
13 years 10 months ago
Initialization parameter sweep in ATHENA: optimizing neural networks for detecting gene-gene interactions in the presence of sma
Recent advances in genotyping technology have led to the generation of an enormous quantity of genetic data. Traditional methods of statistical analysis have proved insufficient i...
Emily Rose Holzinger, Carrie C. Buchanan, Scott M....
ICCD
2007
IEEE
195views Hardware» more  ICCD 2007»
13 years 9 months ago
LEMap: Controlling leakage in large chip-multiprocessor caches via profile-guided virtual address translation
The emerging trend of larger number of cores or processors on a single chip in the server, desktop, and mobile notebook platforms necessarily demands larger amount of on-chip last...
Jugash Chandarlapati, Mainak Chaudhuri
ICRA
2000
IEEE
163views Robotics» more  ICRA 2000»
13 years 9 months ago
The Anthropomorphic Biped Robot BIP2000
This paper describes the progress of the BIP2000 project. This project, in which four laboratories are involved for 4 years, as uimed at the realization of the lower part of an an...
Bernard Espiau, Philippe Sardain
BIOINFORMATICS
2010
116views more  BIOINFORMATICS 2010»
13 years 5 months ago
A principal skeleton algorithm for standardizing confocal images of fruit fly nervous systems
Motivation: The fruit fly (Drosophila melanogaster) is a commonly used model organism in biology. We are currently building a 3D digital atlas of the fruit fly larval nervous syst...
Lei Qu, Hanchuan Peng