Sciweavers

7 search results - page 2 / 2
» Performance of Buffered Multistage Interconnection Networks ...
Sort
View
SIGCOMM
2004
ACM
13 years 11 months ago
Work-conserving distributed schedulers for Terabit routers
−Buffered multistage interconnection networks offer one of the most scalable and cost-effective approaches to building high capacity routers. Unfortunately, the performance of su...
Prashanth Pappu, Jonathan S. Turner, Kenneth Wong
VLSID
2004
IEEE
292views VLSI» more  VLSID 2004»
14 years 6 months ago
NoCGEN: A Template Based Reuse Methodology for Networks on Chip Architecture
In this paper, we describe NoCGEN, a Network On Chip (NoC) generator, which is used to create a simulatable and synthesizable NoC description. NoCGEN uses a set of modularised rou...
Jeremy Chan, Sri Parameswaran