Sciweavers

54 search results - page 10 / 11
» Performance of FPGA implementation of bit-split architecture...
Sort
View
SP
2008
IEEE
134views Security Privacy» more  SP 2008»
14 years 3 days ago
Lares: An Architecture for Secure Active Monitoring Using Virtualization
Host-based security tools such as anti-virus and intrusion detection systems are not adequately protected on today’s computers. Malware is often designed to immediately disable ...
Bryan D. Payne, Martim Carbone, Monirul I. Sharif,...
ASPLOS
2011
ACM
12 years 9 months ago
Hardware acceleration of transactional memory on commodity systems
The adoption of transactional memory is hindered by the high overhead of software transactional memory and the intrusive design changes required by previously proposed TM hardware...
Jared Casper, Tayo Oguntebi, Sungpack Hong, Nathan...
CJ
2004
93views more  CJ 2004»
13 years 5 months ago
An Architecture for Kernel-Level Verification of Executables at Run Time
Digital signatures have been proposed by several researchers as a way of preventing execution of malicious code. In this paper we propose a general architecture for performing the...
Luigi Catuogno, Ivan Visconti
IPPS
2009
IEEE
14 years 11 days ago
Input-independent, scalable and fast string matching on the Cray XMT
String searching is at the core of many security and network applications like search engines, intrusion detection systems, virus scanners and spam filters. The growing size of o...
Oreste Villa, Daniel G. Chavarría-Miranda, ...
WPES
2006
ACM
13 years 11 months ago
A privacy-preserving interdomain audit framework
Recent trends in Internet computing have led to the popularization of many forms of virtual organizations. Examples include supply chain management, grid computing, and collaborat...
Adam J. Lee, Parisa Tabriz, Nikita Borisov