2 search results - page 1 / 1 » Performance-Area Trade-Off of Address Generators for Address... |
DATE
2002
IEEE
13 years 9 months ago
2002
IEEE
Multimedia applications are characterized by a large number of data accesses and complex array index manipulations. The built-in address decoder in the RAM memory model commonly u...
ISCAS
1994
IEEE
13 years 9 months ago
1994
IEEE
This paper presents a novel VLSI architecture for high-speed data compressor designs which implement the well-known LZ77 algorithm. The architecture mainly consists of three units...