Sciweavers

Share
3 search results - page 1 / 1
» Physical Planning for On-Chip Multiprocessor Networks and Sw...
Sort
View
ASAP
2003
IEEE
108views Hardware» more  ASAP 2003»
11 years 5 months ago
Physical Planning for On-Chip Multiprocessor Networks and Switch Fabrics
On-chip implementation of multiprocessor systems requires the planarization of the interconnect network onto the silicon floorplan. Manual floorplanning approaches will become i...
Terry Tao Ye, Giovanni De Micheli
ARC
2007
Springer
116views Hardware» more  ARC 2007»
11 years 6 months ago
Systematic Customization of On-Chip Crossbar Interconnects
Abstract. In this paper, we present a systematic design and implementation of reconfigurable interconnects on demand. The proposed on-chip interconnection network provides identic...
Jae Young Hur, Todor Stefanov, Stephan Wong, Stama...
IJES
2008
128views more  IJES 2008»
11 years 1 hour ago
On-chip implementation of multiprocessor networks and switch fabrics
: On-chipimplementationofmultiprocessorsystemsneedstoplanarisetheinterconnect networks onto the silicon floorplan. Compared with traditional ASIC/SoC architectures, Multiprocessor ...
Terry Tao Ye, Giovanni De Micheli
books