Sciweavers

12 search results - page 3 / 3
» Pipelined data parallel task mapping scheduling technique fo...
Sort
View
SBCCI
2009
ACM
188views VLSI» more  SBCCI 2009»
13 years 12 months ago
Low-power inter-core communication through cache partitioning in embedded multiprocessors
We present an application-driven customization methodology for energy-efficient inter-core communication in embedded multiprocessors. The methodology leverages configurable cach...
Chenjie Yu, Xiangrong Zhou, Peter Petrov
APVIS
2007
13 years 6 months ago
Particle-based volume rendering
: In this paper, we apply Particle-based Volume Rendering (PBVR) technique using a current programmable GPU architecture. Recently, the increasing programmability of GPU offers an ...
Naohisa Sakamoto, Jorji Nonaka, Koji Koyamada, Sat...