Sciweavers

18 search results - page 4 / 4
» Pointer cache assisted prefetching
Sort
View
ISCAS
1995
IEEE
91views Hardware» more  ISCAS 1995»
13 years 9 months ago
An FPGA Based Reconfigurable Coprocessor Board Utilizing a Mathematics of Arrays
Abstract -- Work in progress at the University of Missouri-Rolla on hardware assists for high performance computing is presented. This research consists of a novel field programmab...
W. Eatherton, J. Kelly, T. Schiefelbein, H. Pottin...
HPCA
2003
IEEE
14 years 6 months ago
Slipstream Execution Mode for CMP-Based Multiprocessors
Scalability of applications on distributed sharedmemory (DSM) multiprocessors is limited by communication overheads. At some point, using more processors to increase parallelism y...
Khaled Z. Ibrahim, Gregory T. Byrd, Eric Rotenberg
WWW
2010
ACM
14 years 23 days ago
Distributing private data in challenged network environments
Developing countries face significant challenges in network access, making even simple network tasks unpleasant. Many standard techniques—caching and predictive prefetching— ...
Azarias Reda, Brian D. Noble, Yidnekachew Haile