Sciweavers

31 search results - page 2 / 7
» Postsilicon Validation Methodology for Microprocessors
Sort
View
MTV
2003
IEEE
109views Hardware» more  MTV 2003»
13 years 9 months ago
A Methodology for Validation of Microprocessors using Equivalence Checking
As embedded systems continue to face increasingly higher performance requirements, deeply pipelined processor architectures are being employed to meet desired system performance. ...
Prabhat Mishra, Nikil D. Dutt
TVLSI
2008
152views more  TVLSI 2008»
13 years 3 months ago
MMV: A Metamodeling Based Microprocessor Validation Environment
With increasing levels of integration of multiple processing cores and new features to support software functionality, recent generations of microprocessors face difficult validati...
Deepak Mathaikutty, Sreekumar V. Kodakara, Ajit Di...
DATE
2006
IEEE
112views Hardware» more  DATE 2006»
13 years 10 months ago
On the verification of automotive protocols
Verification quality is a must for functional safety in electronic systems. In automotive, the verification flow is historically based on a layered approach, where each level (mod...
G. Zarri, F. Colucci, F. Dupuis, R. Mariani, M. Pa...
VLSID
2000
IEEE
135views VLSI» more  VLSID 2000»
13 years 8 months ago
Performance and Functional Verification of Microprocessors
We address the problem of verifying the correctness of pre-silicon models of a microprocessor. We touch on the latest advances in this area by considering two different aspects of...
Pradip Bose, Jacob A. Abraham
DSN
2008
IEEE
13 years 11 months ago
Statistical Fault Injection
A method for Statistical Fault Injection (SFI) into arbitrary latches within a full system hardware-emulated model is validated against particle-beam-accelerated SER testing for a...
Pradeep Ramachandran, Prabhakar Kudva, Jeffrey W. ...