Sciweavers

46 search results - page 10 / 10
» Power Estimation of Cell-Based CMOS Circuits
Sort
View
APCCAS
2002
IEEE
138views Hardware» more  APCCAS 2002»
13 years 10 months ago
A 2.5-V 10-bit 40-MS/S double sampling pipeline A/D converter
This paper presents a 10-bit pipeline ADC using double sampling technique to achieve a conversion rate of 40 MS/s at 2.5-V supply. The opamps are two-stage with folded-cascode as ...
A. Tamtrakarn, N. Wongkomet