1 search results - page 1 / 1 » Power constrained design optimization of analog circuits bas... |
SBCCI
2006
ACM
13 years 10 months ago
2006
ACM
This paper presents a transistor optimization methodology for low-power analog integrated CMOS circuits, relying on the physics-based gm/ID characteristics as a design optimizatio...