Sciweavers

314 search results - page 1 / 63
» Practical Techniques for Performance Estimation of Processor...
Sort
View
IWSOC
2005
IEEE
112views Hardware» more  IWSOC 2005»
13 years 10 months ago
Practical Techniques for Performance Estimation of Processors
Performance estimation of processor is important to select the right processor for an application. Poorly chosen processors can either under perform very badly or over perform but...
Abhijit Ray, Thambipillai Srikanthan, Wu Jigang
PDPTA
2000
13 years 5 months ago
A Parallel Boundary Value Technique for Singularly Perturbed Two-Point Boundary Value Problems
A class of singularly perturbed two-point boundary-value problems (BVPs) for second-order ordinary differential equations (DEs) is considered here. In order to obtain numerical sol...
Srinivasan Natesan, Jesús Vigo-Aguiar
SBACPAD
2006
IEEE
147views Hardware» more  SBACPAD 2006»
13 years 10 months ago
Controlling the Power and Area of Neural Branch Predictors for Practical Implementation in High-Performance Processors
Neural-inspired branch predictors achieve very low branch misprediction rates. However, previously proposed implementations have a variety of characteristics that make them challe...
Daniel A. Jiménez, Gabriel H. Loh
ARITH
2003
IEEE
13 years 9 months ago
Energy-Delay Estimation Technique for High-Performance Microprocessor VLSI Adders
In this paper, we motivate the concept of comparing VLSI adders based on their energy-delay trade-offs and present a technique for estimating the energy-delay space of various hig...
Vojin G. Oklobdzija, Bart R. Zeydel, Hoang Q. Dao,...
IPPS
2010
IEEE
13 years 1 months ago
A low cost split-issue technique to improve performance of SMT clustered VLIW processors
Very Long Instruction Word (VLIW) processors are a popular choice in embedded domain due to their hardware simplicity, low cost and low power consumption. Simultaneous MultiThreadi...
Manoj Gupta, Fermín Sánchez, Josep L...