Sciweavers

70 search results - page 1 / 14
» Predicated Software Pipelining Technique for Loops with Cond...
Sort
View
IPPS
1998
IEEE
13 years 8 months ago
Predicated Software Pipelining Technique for Loops with Conditions
An effort to formalize the process of software pipelining loops with conditions is presented in this paper. A formal framework for scheduling such loops, based on representing set...
Dragan Milicev, Zoran Jovanovic
CF
2005
ACM
13 years 6 months ago
Dynamic loop pipelining in data-driven architectures
Data-driven array architectures seem to be important alternatives for coarse-grained reconfigurable computing platforms. Their use has provided performance improvements over micro...
João M. P. Cardoso
ISSS
2002
IEEE
154views Hardware» more  ISSS 2002»
13 years 9 months ago
Optimal Code Size Reduction for Software-Pipelined and Unfolded Loops
Software pipelining and unfolding are commonly used techniques to increase parallelism for DSP applications. However, these techniques expand the code size of the application sign...
Bin Xiao, Zili Shao, Chantana Chantrapornchai, Edw...
ICCD
1995
IEEE
121views Hardware» more  ICCD 1995»
13 years 8 months ago
Analysis of conditional resource sharing using a guard-based control representation
Optimization of hardware resources for conditional data-flow graph behavior is particularly important when conditional behavior occurs in cyclic loops and maximization of through...
Ivan P. Radivojevic, Forrest Brewer
ASAP
2000
IEEE
102views Hardware» more  ASAP 2000»
13 years 8 months ago
A Theory for Software-Hardware Co-Scheduling for ASIPs and Embedded Processors
Exploiting instruction-level parallelism (ILP) is extremely important for achieving high performance in application specific instruction set processors (ASIPs) and embedded proces...
Ramaswamy Govindarajan, Erik R. Altman, Guang R. G...