Sciweavers

22 search results - page 5 / 5
» Predicting Conditional Branches With Fusion-Based Hybrid Pre...
Sort
View
CAL
2006
13 years 5 months ago
Performance modeling using Monte Carlo simulation
Abstract-- Cycle accurate simulation has long been the primary tool for micro-architecture design and evaluation. Though accurate, the slow speed often imposes constraints on the e...
Ram Srinivasan, Jeanine Cook, Olaf M. Lubeck
ISCA
2003
IEEE
108views Hardware» more  ISCA 2003»
13 years 10 months ago
Effective ahead Pipelining of Instruction Block Address Generation
On a N-way issue superscalar processor, the front end instruction fetch engine must deliver instructions to the execution core at a sustained rate higher than N instructions per c...
André Seznec, Antony Fraboulet