Sciweavers

2 search results - page 1 / 1
» Predicting Loop Termination to Boost Speculative Thread-Leve...
Sort
View
SBACPAD
2007
IEEE
129views Hardware» more  SBACPAD 2007»
13 years 10 months ago
Predicting Loop Termination to Boost Speculative Thread-Level Parallelism in Embedded Applications
The necessity of devising novel thread-level speculation (TLS) techniques has become extremely important with the growing acceptance of multi-core architectures by the industry. H...
Md. Mafijul Islam
CGO
2008
IEEE
13 years 11 months ago
Spice: speculative parallel iteration chunk execution
The recent trend in the processor industry of packing multiple processor cores in a chip has increased the importance of automatic techniques for extracting thread level paralleli...
Easwaran Raman, Neil Vachharajani, Ram Rangan, Dav...