Sciweavers

Share
11 search results - page 1 / 3
» Process algebraic verification of SystemC codes
Sort
View
ACSD
2008
IEEE
89views Hardware» more  ACSD 2008»
8 years 10 months ago
Process algebraic verification of SystemC codes
Hossein Hojjat, Mohammad Reza Mousavi, Marjan Sirj...
FDL
2005
IEEE
8 years 9 months ago
Implementation of a SystemC based Environment
Verification and validation are key issues for today's SoC design projects. This paper presents the implementation of a SystemC based environment for transaction-based verifi...
Richard Hoffer, Frank Baszynski
FM
2008
Springer
127views Formal Methods» more  FM 2008»
8 years 5 months ago
A Schedulerless Semantics of TLM Models Written in SystemC Via Translation into LOTOS
TLM (Transaction-Level Modeling) was introduced to cope with the increasing complexity of Systems-on-Chip designs by raising the modeling level. Currently, TLM is primarily used fo...
Olivier Ponsini, Wendelin Serwe
JSS
2010
120views more  JSS 2010»
7 years 10 months ago
Handling communications in process algebraic architectural description languages: Modeling, verification, and implementation
Architectural description languages are a useful tool for modeling complex systems at a high level of abstraction. If based on formal methods, they can also serve for enabling the...
Marco Bernardo, Edoardo Bontà, Alessandro A...
CODES
2005
IEEE
8 years 9 months ago
Comparing two testbench methods for hierarchical functional verification of a bluetooth baseband adaptor
The continuous improvement on the design methodologies and processes has made possible the creation of huge and very complex digital systems. Design verification is one of the mai...
Edgar L. Romero, Marius Strum, Wang Jiang Chau
books