Sciweavers

79 search results - page 2 / 16
» Program Slicing of Hardware Description Languages
Sort
View
CC
2005
Springer
120views System Software» more  CC 2005»
13 years 10 months ago
Data Slicing: Separating the Heap into Independent Regions
In this paper, we present a formal description of data slicing, which is a type-directed program transformation technique that separates a program’s heap into several independent...
Jeremy Condit, George C. Necula
FPGA
2010
ACM
243views FPGA» more  FPGA 2010»
14 years 1 months ago
Bit-level optimization for high-level synthesis and FPGA-based acceleration
d hardware design from behavior-level abstraction has drawn wide interest in FPGA-based acceleration and configurable computing research field. However, for many high-level progra...
Jiyu Zhang, Zhiru Zhang, Sheng Zhou, Mingxing Tan,...
FDL
2008
IEEE
13 years 11 months ago
Towards Compilation of Streaming Programs into FPGA Hardware
There is an increasing need for automated conversion of high-level design descriptions into hardware. We present a flow that converts a software application written in the Brook ...
Franjo Plavec, Zvonko G. Vranesic, Stephen Dean Br...
SCP
2010
108views more  SCP 2010»
13 years 3 months ago
Combining dynamic and static slicing for analysing assembler
One of the most challenging tasks a programmer can face is attempting to analyse and understand a legacy assembler system. Many features of assembler make analysis difficult, and ...
Martin P. Ward, Hussein Zedan
SIGPLAN
2002
13 years 4 months ago
An embedded language approach to teaching hardware compilation
This paper describes a course in hardware description and synthesis (hardware compilation), taught as an introductory graduate course at Chalmers University of Technology, and as a...
Koen Claessen, Gordon J. Pace