Sciweavers

102 search results - page 1 / 21
» Pseudo-Exhaustive Testing of Sequential Circuits
Sort
View
ITC
1989
IEEE
70views Hardware» more  ITC 1989»
13 years 8 months ago
The Pseudo-Exhaustive Test of Sequential Circuits
: The concept of a pseudo-exhaustive test for sequential circuits is introduced in a similar way as it is used for combinational networks. Instead of test sets one has to apply pse...
Sybille Hellebrand, Hans-Joachim Wunderlich
GLVLSI
1999
IEEE
92views VLSI» more  GLVLSI 1999»
13 years 8 months ago
Pseudo-Exhaustive Testing of Sequential Circuits
Bassam Shaer, Sami A. Al-Arian, David L. Landis
ITC
1993
IEEE
110views Hardware» more  ITC 1993»
13 years 8 months ago
Novel Test Pattern Generators for Pseudo-Exhaustive Testing
ÐPseudoexhaustive testing of a combinational circuit involves applying all possible input patterns to all its individual output cones. The testing ensures detection of all detecta...
Rajagopalan Srinivasan, Sandeep K. Gupta, Melvin A...
JISE
2000
68views more  JISE 2000»
13 years 4 months ago
Testable Path Delay Fault Cover for Sequential Circuits
We present an algorithm for identifyinga set of faults that do not have to be targeted by a sequential delay fault test generator. These faults either cannot independently aect th...
Angela Krstic, Srimat T. Chakradhar, Kwang-Ting Ch...
ET
2000
145views more  ET 2000»
13 years 4 months ago
Fast Test Pattern Generation for Sequential Circuits Using Decision Diagram Representations
The paper presents a novel hierarchical approach to test pattern generation for sequential circuits based on an input model of mixed-level decision diagrams. A method that handles,...
Jaan Raik, Raimund Ubar