Sciweavers

147 search results - page 4 / 30
» Queue Machines: Hardware Compilation in Hardware
Sort
View
DATE
2000
IEEE
137views Hardware» more  DATE 2000»
13 years 9 months ago
Retargeting of Compiled Simulators for Digital Signal Processors Using a Machine Description Language
This paper presents a methodology to retarget the technique of compiled simulation for Digital Signal Processors DSPs using the modeling language LISA. In the past, the principl...
Stefan Pees, Andreas Hoffmann, Heinrich Meyr
ISORC
2008
IEEE
13 years 11 months ago
Hardware Objects for Java
Java, as a safe and platform independent language, avoids access to low-level I/O devices or direct memory access. In standard Java, low-level I/O it not a concern; it is handled ...
Martin Schoeberl, Christian Thalinger, Stephan Kor...
ENTCS
2006
137views more  ENTCS 2006»
13 years 5 months ago
Compiling Esterel into Static Discrete-Event Code
Executing concurrent specifications on sequential hardware is important for both simulation of systems that are eventually implemented on concurrent hardware and for those most co...
Stephen A. Edwards, Vimal Kapadia, Michael Halasz
FMCO
2003
Springer
123views Formal Methods» more  FMCO 2003»
13 years 10 months ago
Machine Function Based Control Code Algebras
Abstract. Machine functions have been introduced by Earley and Sturgis in [6] in order to provide a mathematical foundation of the use of the T-diagrams proposed by Bratman in [5]....
Jan A. Bergstra
MICRO
1996
IEEE
106views Hardware» more  MICRO 1996»
13 years 9 months ago
Optimization of Machine Descriptions for Efficient Use
A machine description facility allows compiler writers to specify machine execution constraints to the optimization and scheduling phases of an instruction-level parallelism (ILP)...
John C. Gyllenhaal, Wen-mei W. Hwu, B. Ramakrishna...