Sciweavers

57 search results - page 12 / 12
» Reconfigurable Architecture for Network Flow Analysis
Sort
View
INTEGRATION
2008
183views more  INTEGRATION 2008»
13 years 3 months ago
Network-on-Chip design and synthesis outlook
With the growing complexity in consumer embedded products, new tendencies forecast heterogeneous Multi-Processor SystemsOn-Chip (MPSoCs) consisting of complex integrated component...
David Atienza, Federico Angiolini, Srinivasan Mura...
POPL
2003
ACM
14 years 3 months ago
Bitwidth aware global register allocation
Multimedia and network processing applications make extensive use of subword data. Since registers are capable of holding a full data word, when a subword variable is assigned a r...
Sriraman Tallam, Rajiv Gupta