Sciweavers

26 search results - page 6 / 6
» Reconfigurable Instruction Set Processors: A Survey
Sort
View
GECCO
2009
Springer
192views Optimization» more  GECCO 2009»
13 years 3 months ago
Improving SMT performance: an application of genetic algorithms to configure resizable caches
Simultaneous Multithreading (SMT) is a technology aimed at improving the throughput of the processor core by applying Instruction Level Parallelism (ILP) and Thread Level Parallel...
Josefa Díaz, José Ignacio Hidalgo, F...