Sciweavers

20 search results - page 4 / 4
» Reducing Exit Stub Memory Consumption in Code Caches
Sort
View
DAC
2000
ACM
14 years 4 months ago
Code compression for low power embedded system design
erse approaches at all levels of abstraction starting from the physical level up to the system level. Experience shows that a highlevel method may have a larger impact since the de...
Haris Lekatsas, Jörg Henkel, Wayne Wolf
SBCCI
2005
ACM
115views VLSI» more  SBCCI 2005»
13 years 9 months ago
Design of a decompressor engine on a SPARC processor
Code compression, initially conceived as an effective technique to reduce code size in embedded systems, today also brings advantages in terms of performance and energy consumpti...
Richard E. Billo, Rodolfo Azevedo, Guido Araujo, P...
ESTIMEDIA
2005
Springer
13 years 9 months ago
Scratchpad Sharing Strategies for Multiprocess Embedded Systems: A First Approach
Portable embedded systems require diligence in managing their energy consumption. Thus, power efficient processors coupled with onchip memories (e.g. caches, scratchpads) are the...
Manish Verma, Klaus Petzold, Lars Wehmeyer, Heiko ...
CASES
2007
ACM
13 years 7 months ago
Recursive function data allocation to scratch-pad memory
This paper presents the first automatic scheme to allocate local (stack) data in recursive functions to scratch-pad memory (SPM) in embedded systems. A scratch-pad is a fast direct...
Angel Dominguez, Nghi Nguyen, Rajeev Barua
ISLPED
2005
ACM
93views Hardware» more  ISLPED 2005»
13 years 9 months ago
Power-aware code scheduling for clusters of active disks
In this paper, we take the idea of application-level processing on disks to one level further, and focus on an architecture, called Cluster of Active Disks (CAD), where the storag...
Seung Woo Son, Guangyu Chen, Mahmut T. Kandemir