Sciweavers

12 search results - page 1 / 3
» Reducing State Changes with a Pipeline Buffer
Sort
View
VMV
2004
80views Visualization» more  VMV 2004»
13 years 5 months ago
Reducing State Changes with a Pipeline Buffer
A limiting factor in the performance of a rendering system is the number of state changes, i.e., changes of the attributes material, texture, shader program, etc., in the stream o...
Jens Krokowski, Harald Räcke, Christian Sohle...
ICCAD
1999
IEEE
89views Hardware» more  ICCAD 1999»
13 years 8 months ago
A bipartition-codec architecture to reduce power in pipelined circuits
This paper proposes a new bipatition-codec architecture that may reduce power consumption of pipelined circuits. We treat each output value of a pipelined circuit as one state of ...
Shanq-Jang Ruan, Rung-Ji Shang, Feipei Lai, Shyh-J...
IEEEPACT
2005
IEEE
13 years 10 months ago
Memory State Compressors for Giga-Scale Checkpoint/Restore
We propose a checkpoint store compression method for coarse-grain giga-scale checkpoint/restore. This mechanism can be useful for debugging, post-mortem analysis and error recover...
Andreas Moshovos, Alexandros Kostopoulos
TON
2008
124views more  TON 2008»
13 years 4 months ago
Designing packet buffers for router linecards
-- Internet routers and Ethernet switches contain packet buffers to hold packets during times of congestion. Packet buffers are at the heart of every packet switch and router, whic...
Sundar Iyer, Ramana Rao Kompella, Nick McKeown
SIGMOD
2004
ACM
204views Database» more  SIGMOD 2004»
14 years 4 months ago
Buffering Database Operations for Enhanced Instruction Cache Performance
As more and more query processing work can be done in main memory, memory access is becoming a significant cost component of database operations. Recent database research has show...
Jingren Zhou, Kenneth A. Ross