Sciweavers

242 search results - page 48 / 49
» Reducing System Overheads in Home-based Software DSMs
Sort
View
ISCA
2010
IEEE
222views Hardware» more  ISCA 2010»
13 years 7 months ago
Cohesion: a hybrid memory model for accelerators
Two broad classes of memory models are available today: models with hardware cache coherence, used in conventional chip multiprocessors, and models that rely upon software to mana...
John H. Kelm, Daniel R. Johnson, William Tuohy, St...
ICDCS
2005
IEEE
13 years 11 months ago
Network-Centric Buffer Cache Organization
A pass-through server such as an NFS server backed by an iSCSI[1] storage server only passes data between the storage server and NFS clients. Ideally it should require at most one...
Gang Peng, Srikant Sharma, Tzi-cker Chiueh
HPCA
2004
IEEE
14 years 5 months ago
Wavelet Analysis for Microprocessor Design: Experiences with Wavelet-Based dI/dt Characterization
As microprocessors become increasingly complex, the techniques used to analyze and predict their behavior must become increasingly rigorous. This paper applies wavelet analysis te...
Russ Joseph, Zhigang Hu, Margaret Martonosi
CHI
2002
ACM
14 years 5 months ago
NetRaker suite: a demonstration
This demonstration will show the application of a unique approach to collecting and analyzing usability data from the users of Web sites and software applications. The NetRaker Su...
Doug van Duyne, James A. Landay, Matthew Tarpy
LCPC
2004
Springer
13 years 10 months ago
Performance of OSCAR Multigrain Parallelizing Compiler on SMP Servers
Abstract. This paper describes performance of OSCAR multigrain parallelizing compiler on various SMP servers, such as IBM pSeries 690, Sun Fire V880, Sun Ultra 80, NEC TX7/i6010 an...
Kazuhisa Ishizaka, Takamichi Miyamoto, Jun Shirako...