Sciweavers

Share
4 search results - page 1 / 1
» Reducing power through compiler-directed barrier synchroniza...
Sort
View
ISLPED
2006
ACM
105views Hardware» more  ISLPED 2006»
12 years 18 days ago
Reducing power through compiler-directed barrier synchronization elimination
Interprocessor synchronization, while extremely important for ensuring execution correctness, can be very costly in terms of both power and performance overheads. Unfortunately, m...
Mahmut T. Kandemir, Seung Woo Son
LCPC
1997
Springer
11 years 10 months ago
Reducing Synchronization Overhead for Compiler-Parallelized Codes
Software distributed-shared-memory (DSM) systems providean appealingtarget for parallelizing compilers due to their flexibility. Previous studies demonstrate such systems can prov...
Hwansoo Han, Chau-Wen Tseng, Peter J. Keleher
MICRO
2010
IEEE
156views Hardware» more  MICRO 2010»
11 years 5 months ago
Explicit Communication and Synchronization in SARC
SARC merges cache controller and network interface functions by relying on a single hardware primitive: each access checks the tag and the state of the addressed line for possible...
Manolis Katevenis, Vassilis Papaefstathiou, Stamat...
ESWS
2009
Springer
12 years 1 months ago
Relational Databases as Semantic Web Endpoints
This proposal explores the promotion of existing relational databases to Semantic Web Endpoints. It presents the beneļ¬ts of ontologybased read and write access to existing relati...
Matthias Hert
books