Sciweavers

6 search results - page 2 / 2
» Register binding for clock period minimization
Sort
View
ASPDAC
2004
ACM
141views Hardware» more  ASPDAC 2004»
13 years 11 months ago
An approach for reducing dynamic power consumption in synchronous sequential digital designs
— The problem of minimizing dynamic power consumption by scaling down the supply voltage of computational elements off critical paths is widely addressed in the literature for th...
Noureddine Chabini, Wayne Wolf