Sciweavers

199 search results - page 1 / 40
» Register pointer architecture for efficient embedded process...
Sort
View
DATE
2007
IEEE
94views Hardware» more  DATE 2007»
13 years 11 months ago
Register pointer architecture for efficient embedded processors
JongSoo Park, Sung-Boem Park, James D. Balfour, Da...
DATE
2007
IEEE
99views Hardware» more  DATE 2007»
13 years 11 months ago
Very wide register: an asymmetric register file organization for low power embedded processors
In current embedded systems processors, multi-ported register files are one of the most power hungry parts of the processor, even when they are clustered. This paper presents a n...
Praveen Raghavan, Andy Lambrechts, Murali Jayapala...
ICCAD
2005
IEEE
141views Hardware» more  ICCAD 2005»
14 years 2 months ago
Architecture and compilation for data bandwidth improvement in configurable embedded processors
Many commercially available embedded processors are capable of extending their base instruction set for a specific domain of applications. While steady progress has been made in t...
Jason Cong, Guoling Han, Zhiru Zhang
DAC
2008
ACM
14 years 6 months ago
Compiler-driven register re-assignment for register file power-density and temperature reduction
Temperature hot-spots have been known to cause severe reliability problems and to significantly increase leakage power. The register file has been previously shown to exhibit the ...
Xiangrong Zhou, Chenjie Yu, Peter Petrov
ISSS
1995
IEEE
100views Hardware» more  ISSS 1995»
13 years 9 months ago
Optimal code generation for embedded memory non-homogeneous register architectures
This paper examines the problem of code-generation for expression trees on non-homogeneous register set architectures. It proposes and proves the optimality of an O(n) algorithm f...
Guido Araujo, Sharad Malik