Sciweavers

Share
2 search results - page 1 / 1
» Resolve: Generation of High-Performance Sorting Architecture...
Sort
View
FPGA
2016
ACM
71views FPGA» more  FPGA 2016»
3 years 8 months ago
Resolve: Generation of High-Performance Sorting Architectures from High-Level Synthesis
Field Programmable Gate Array (FPGA) implementations of sorting algorithms have proven to be efficient, but existing implementations lack portability and maintainability because t...
Janarbek Matai, Dustin Richmond, Dajung Lee, Zac B...
ASPDAC
2007
ACM
135views Hardware» more  ASPDAC 2007»
9 years 4 months ago
A Parameterized Architecture Model in High Level Synthesis for Image Processing Applications
- Most image processing applications are computationally intensive and data intensive. Reconfigurable hardware boards provide a convenient and flexible solution to speed up these a...
Yazhuo Dong, Yong Dou
books