Sciweavers

22 search results - page 5 / 5
» Return Address Protection on Cache Memories
Sort
View
DATE
2005
IEEE
136views Hardware» more  DATE 2005»
13 years 11 months ago
Increasing Register File Immunity to Transient Errors
Transient errors are one of the major reasons for system downtime in many systems. While prior research has mainly focused on the impact of transient errors on datapath, caches an...
Gokhan Memik, Mahmut T. Kandemir, Ozcan Ozturk
USENIX
2008
13 years 7 months ago
Vx32: Lightweight User-level Sandboxing on the x86
Code sandboxing is useful for many purposes, but most sandboxing techniques require kernel modifications, do not completely isolate guest code, or incur substantial performance co...
Bryan Ford, Russ Cox