Sciweavers

897 search results - page 1 / 180
» Reuse, Validation and Verification of System Development Pro...
Sort
View
DEXAW
1999
IEEE
94views Database» more  DEXAW 1999»
13 years 8 months ago
Reuse, Validation and Verification of System Development Processes
The wide variety of abstract system development methodologies available includes the waterfall and V models. These models are often too generic and need careful adaptation to suit ...
Peter J. Funk, Ivica Crnkovic
DAC
2006
ACM
13 years 10 months ago
Use of C/C++ models for architecture exploration and verification of DSPs
Architectural decisions for DSP modules are often analyzed using high level C models. Such high-level explorations allow early examination of the algorithms and the architectural ...
David Brier, Raj S. Mitra
ACMDIS
2006
ACM
13 years 10 months ago
Investigating design knowledge reuse for interface development
Reusing HCI design knowledge shows potential in allowing practitioners to design based on previously identified concerns. A reuse approach is presented that is based on claims, de...
Shahtab Wahid
WSC
1998
13 years 5 months ago
Validation and Verification of the Simulation Model of a Photolithography Process in Semiconductor Manufacturing
Simulation modeling provides an effective and powerful approach for capturing and analyzing complex manufacturing systems. More and more decisions are based on computer generated ...
Nirupama Nayani, Mansooreh Mollaghasemi
FLAIRS
2003
13 years 5 months ago
Utilizing Validation Experience for System Validation
This paper adopts the idea of using knowledge gained by various validation sessions over time with a validation technology developed previously. The work is designed to reduce the...
Rainer Knauf, Avelino J. Gonzalez, Setsuo Tsuruta