Sciweavers

3 search results - page 1 / 1
» Reuse-aware modulo scheduling for stream processors
Sort
View
DATE
2010
IEEE
124views Hardware» more  DATE 2010»
13 years 10 months ago
Reuse-aware modulo scheduling for stream processors
—This paper presents reuse-aware modulo scheduling to maximizing stream reuse and improving concurrency for stream-level loops running on stream processors. The novelty lies in t...
Li Wang, Jingling Xue, Xuejun Yang
IEEEHPCS
2010
13 years 2 months ago
Reducing memory requirements of stream programs by graph transformations
Stream languages explicitly describe fork-join parallelism and pipelines, offering a powerful programming model for many-core Multi-Processor Systems on Chip (MPSoC). In an embedd...
Pablo de Oliveira Castro, Stéphane Louise, ...
CASES
2007
ACM
13 years 8 months ago
Hierarchical coarse-grained stream compilation for software defined radio
Software Defined Radio (SDR) is an emerging embedded domain where the physical layer of wireless protocols is implemented in software rather than the traditional application speci...
Yuan Lin, Manjunath Kudlur, Scott A. Mahlke, Trevo...